

Breaking ECC2K-130

Daniel V. Bailey, Lejla Batina, Daniel J. Bernstein, Peter Birkner,
Joppe W. Bos, Hsieh-Chung Chen, Chen-Mou Cheng,
Gauthier van Damme, Giacomo de Meulenaer,
Luis Julian Dominguez Perez, Junfeng Fan, Tim Güneysu,
Frank Gürkaynak, Thorsten Kleinjung, Tanja Lange, Nele Mentens,
Ruben Niederhagen, Christof Paar, Francesco Regazzoni,
Peter Schwabe, Leif Uhsadel, Anthony Van Herrewege, Bo-Yin Yang



May 20, 2010

Oberseminar Computer Security, COSEC group, B-IT, Bonn

How hard is the ECDLP?

The ECDLP

Given an elliptic curve E over a finite field \mathbb{F}_q and two points $P \in E(\mathbb{F}_q)$ and $Q \in \langle P \rangle$, find k such that $Q = [k]P$.

The ECDLP

Given an elliptic curve E over a finite field \mathbb{F}_q and two points $P \in E(\mathbb{F}_q)$ and $Q \in \langle P \rangle$, find k such that $Q = [k]P$.

- ▶ Standard answer: Solving ECDLP takes $O(\sqrt{n})$, where $n = |\langle P \rangle|$
- ▶ Reason: best known algorithm for most elliptic curves if n is prime:
Pollard's rho algorithm, running time: $O(\sqrt{n})$

The ECDLP

Given an elliptic curve E over a finite field \mathbb{F}_q and two points $P \in E(\mathbb{F}_q)$ and $Q \in \langle P \rangle$, find k such that $Q = [k]P$.

- ▶ Standard answer: Solving ECDLP takes $O(\sqrt{n})$, where $n = |\langle P \rangle|$
- ▶ Reason: best known algorithm for most elliptic curves if n is prime:
Pollard's rho algorithm, running time: $O(\sqrt{n})$
- ▶ Problem: O -notation hides all constant factors and lower-order terms

The ECDLP

Given an elliptic curve E over a finite field \mathbb{F}_q and two points $P \in E(\mathbb{F}_q)$ and $Q \in \langle P \rangle$, find k such that $Q = [k]P$.

- ▶ Standard answer: Solving ECDLP takes $O(\sqrt{n})$, where $n = |\langle P \rangle|$
- ▶ Reason: best known algorithm for most elliptic curves if n is prime:
Pollard's rho algorithm, running time: $O(\sqrt{n})$
- ▶ Problem: O -notation hides all constant factors and lower-order terms

Question in this talk

Given an elliptic curve E and two points P and Q as above and given a number of computers (or FPGAs, or ASICs, or money), how much time does it take to solve the specific ECDLP?

1997: Certicom announces several ECDLP prizes:

The Challenge is to compute the ECC private keys from the given list of ECC public keys and associated system parameters. This is the type of problem facing an adversary who wishes to completely defeat an elliptic curve cryptosystem.

Objectives:

1. *To increase the cryptographic community's understanding and appreciation of the difficulty of the ECDLP.*

[...]

6. *To encourage and stimulate research in computational and algorithmic number theory and, in particular, the study of the ECDLP.*

Level-0 challenges – exercises

Challenges of 79 bits, 89 bits, and 97 bits (size of $E(\mathbb{F}_q)$).

Level-0 challenges have all been solved

Level-1 challenges

Challenges of 109 bits, and 131 bits.

109-bit challenges have all been solved, 131-bit challenges have all *not* been solved, yet.

Level-2 challenges

Challenges of 163 bits, 191 bits, 239 bits, and 359 bits.

Level-2 challenges have all not been solved, yet.

The “next” open challenge: ECC2K-130

ECC2K-130

Elliptic curve E is the Koblitz curve $y^2 + xy = x^3 + 1$ over

$$\mathbb{F}_{2^{131}} = \mathbb{F}_2[z]/(z^{131} + z^{13} + z^2 + z + 1)$$

Point P of order $680564733841876926932320129493409985129 \approx 2^{129}$.

Point Q in $\langle P \rangle$

Find $k \in \mathbb{Z}$ such that $Q = [k]P$

Claimed hardness of ECC2K-130

The 131-bit Level I challenges are expected to be infeasible against realistic software and hardware attacks, unless of course, a new algorithm for the ECDLP is discovered.

(from Certicom's description of the challenges, mid-2009)

The “next” open challenge: ECC2K-130

ECC2K-130

Elliptic curve E is the Koblitz curve $y^2 + xy = x^3 + 1$ over

$$\mathbb{F}_{2^{131}} = \mathbb{F}_2[z]/(z^{131} + z^{13} + z^2 + z + 1)$$

Point P of order $680564733841876926932320129493409985129 \approx 2^{129}$.

Point Q in $\langle P \rangle$

Find $k \in \mathbb{Z}$ such that $Q = [k]P$

Claimed hardness of ECC2K-130

The 131-bit Level I challenges are expected to be infeasible against realistic software and hardware attacks, unless of course, a new algorithm for the ECDLP is discovered.

(from Certicom's description of the challenges, mid-2009)

The attacker

Currently 12 research institutes from (slightly extended) ECRYPT, European network of excellence in cryptography

Parallelized Pollard's rho algorithm

- ▶ Algorithm by van Oorschot and Wiener
- ▶ Declare an easy-to-recognize subset of $\langle P \rangle$ as *distinguished*
- ▶ Use client-server infrastructure

- ▶ Algorithm by van Oorschot and Wiener
- ▶ Declare an easy-to-recognize subset of $\langle P \rangle$ as *distinguished*
- ▶ Use client-server infrastructure
- ▶ Client:
 - ▶ Generate random point $R_0 = [a_0]P + [b_0]Q$ from random seed s
 - ▶ Apply pseudo-random iteration function f to obtain $R_{i+1} = f(R_i)$
 - ▶ When a distinguished point R_d is reached: Send (s, R_d) to the server
 - ▶ Generate new random input point

Parallelized Pollard's rho algorithm

- ▶ Algorithm by van Oorschot and Wiener
- ▶ Declare an easy-to-recognize subset of $\langle P \rangle$ as *distinguished*
- ▶ Use client-server infrastructure
- ▶ Client:
 - ▶ Generate random point $R_0 = [a_0]P + [b_0]Q$ from random seed s
 - ▶ Apply pseudo-random iteration function f to obtain $R_{i+1} = f(R_i)$
 - ▶ When a distinguished point R_d is reached: Send (s, R_d) to the server
 - ▶ Generate new random input point
- ▶ Server:
 - ▶ Search incoming distinguished points for duplicates (*collision*)
 - ▶ Use the information about the starting points (random seed) to obtain $R_d = [a_d]P + [b_d]Q$ and $R_d = [c_d]P + [d_d]Q$
 - ▶ Compute solution

$$Q = \frac{c_d - a_d}{d_d - b_d} P$$

Parallelized Pollard's rho algorithm

- ▶ Algorithm by van Oorschot and Wiener
- ▶ Declare an easy-to-recognize subset of $\langle P \rangle$ as *distinguished*
- ▶ Use client-server infrastructure
- ▶ Client:
 - ▶ Generate random point $R_0 = [a_0]P + [b_0]Q$ from random seed s
 - ▶ Apply pseudo-random iteration function f to obtain $R_{i+1} = f(R_i)$
 - ▶ When a distinguished point R_d is reached: Send (s, R_d) to the server
 - ▶ Generate new random input point
- ▶ Server:
 - ▶ Search incoming distinguished points for duplicates (*collision*)
 - ▶ Use the information about the starting points (random seed) to obtain $R_d = [a_d]P + [b_d]Q$ and $R_d = [c_d]P + [d_d]Q$
 - ▶ Compute solution
$$Q = \frac{c_d - a_d}{d_d - b_d} P$$
- ▶ Requires iteration function to preserve knowledge about the linear combination in P and Q .

How do we choose f ?

“Adding walks”

Define $f(R_i) = R_i + [c_r]P + [d_r]Q$ where $r = h(R_i)$.

Iteration modulo negation

- ▶ P and $-P$ have same x -coordinate. Search for x -coordinate collision.
- ▶ Halves the size of the search space, thus factor- $\sqrt{2}$ speedup
- ▶ Requires that $f(P_i) = f(-P_i)$.
- ▶ For example use: $f(R_i) = |R_i| + [c_r]P + [d_r]Q$ with $|R_i|$ as, e.g., lexicographic minimum of $R_i, -R_i$.
- ▶ Comes with some problems (fruitless cycles), not exactly factor- $\sqrt{2}$ speedup

How do we choose f (Part II)

- ▶ Negation is an efficiently computable endomorphism
- ▶ Koblitz curves have other efficiently computable endomorphisms:
powers of the Frobenius $\sigma^j(x, y) = (x^{2^j}, y^{2^j})$
- ▶ In our case 130 such endomorphisms
- ▶ Idea: Let f operate on equivalence classes modulo $\pm\sigma^j$
- ▶ In total: Save a factor of $\sqrt{2 \cdot 131}$

Distinguished points

We call a point $R = (x_R, y_R)$ distinguished, if $\text{HW}(x_R)$ (the Hamming weight of x_R in normal-basis representation) is ≤ 34 .

Iteration function

Our iteration function is

$$R_{i+1} = f(R_i) = \sigma^j(R_i) + R_i,$$

where σ is the Frobenius endomorphism and

$$j = ((\text{HW}(x_{R_i})/2) \pmod 8) + 3.$$

$$R_{i+1} = f(R_i) = \sigma^j(R_i) + R_i,$$

- ▶ One elliptic curve addition
- ▶ One application of σ^j
- ▶ One conversion to normal-basis representation
- ▶ One Hamming-weight computation

$$R_{i+1} = f(R_i) = \sigma^j(R_i) + R_i,$$

- ▶ One elliptic curve addition
 - ▶ we use affine coordinates
 - ▶ 2 multiplications, 1 squaring, 6 additions and 1 inversion
- ▶ One application of σ^j
- ▶ One conversion to normal-basis representation
- ▶ One Hamming-weight computation

$$R_{i+1} = f(R_i) = \sigma^j(R_i) + R_i,$$

- ▶ One elliptic curve addition
 - ▶ we use affine coordinates
 - ▶ 2 multiplications, 1 squaring, 6 additions and 1 inversion
- ▶ One application of σ^j
 - ▶ Two computations of the form x^{2^m} for $3 \leq m \leq 10$ (m -squaring)
- ▶ One conversion to normal-basis representation
- ▶ One Hamming-weight computation

$$R_{i+1} = f(R_i) = \sigma^j(R_i) + R_i,$$

- ▶ One elliptic curve addition
 - ▶ we use affine coordinates
 - ▶ 2 multiplications, 1 squaring, 6 additions and 1 inversion
- ▶ One application of σ^j
 - ▶ Two computations of the form x^{2^m} for $3 \leq m \leq 10$ (m -squaring)
- ▶ One conversion to normal-basis representation
- ▶ One Hamming-weight computation
- ▶ Inversions can be batched and performed using Montgomery's trick
- ▶ For large batch: Trade one inversion for 3 multiplications

The technique of bitslicing

- ▶ Bernstein set new software speed records for batched binary-field arithmetic using bitslicing (CRYPTO 2009)
- ▶ Elements of $\mathbb{F}_{2^{131}}$ can be represented as a sequence of 131 bits
- ▶ Instead of putting these 131 bits in, e.g., two 128-bit registers, put them in 131 registers, one register per bit
- ▶ Perform arithmetic by simulating a hardware implementation using bit-logical instructions such as AND and XOR
- ▶ Inefficient for one field operation, but can process 128 batched operations in parallel (for 128-bit registers)
- ▶ Use spills to the stack to overcome lack of registers

Is bitslicing really better?

- ▶ Bernstein's record was on the Intel Core 2, the Cell is different
- ▶ Cell SPU: Only 1 bit-logical operation per cycle (Core 2: 3 operations per cycle)
- ▶ Cell SPU: 128 128-bit registers (Core 2: 16 128-bit registers)
- ▶ Cell SPU can do one load or store per bit operation (Core 2: 1 load per 3 bit operations)
- ▶ Cell SPU has to fit all code and active data set in only 256 KB of *local storage*. Bitslicing requires more memory (because of the high level of parallelism)

Is bitslicing really better?

- ▶ Bernstein's record was on the Intel Core 2, the Cell is different
- ▶ Cell SPU: Only 1 bit-logical operation per cycle (Core 2: 3 operations per cycle)
- ▶ Cell SPU: 128 128-bit registers (Core 2: 16 128-bit registers)
- ▶ Cell SPU can do one load or store per bit operation (Core 2: 1 load per 3 bit operations)
- ▶ Cell SPU has to fit all code and active data set in only 256 KB of *local storage*. Bitslicing requires more memory (because of the high level of parallelism)

Decision: Let's figure out what's best by implementing both, bitsliced and non-bitsliced, independently by two groups.

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ We surrender!
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ We surrender!
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)
- ▶ 12 Oct: 903 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ We surrender!
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)
- ▶ 12 Oct: 903 (bitsliced)
- ▶ 13 Oct: 871 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ We surrender!
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)
- ▶ 12 Oct: 903 (bitsliced)
- ▶ 13 Oct: 871 (bitsliced)
- ▶ 14 Oct: 844 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ We surrender!
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)
- ▶ 12 Oct: 903 (bitsliced)
- ▶ 13 Oct: 871 (bitsliced)
- ▶ 14 Oct: 844 (bitsliced)
- ▶ 15 Oct: 789 (bitsliced)

Cycles per iteration on each SPU

- ▶ 31 Jul: 2565 (non-bitsliced)
- ▶ 03 Aug: 1735 (non-bitsliced)
- ▶ 19 Aug: 1426 (non-bitsliced)
- ▶ 19 Aug: 1293 (non-bitsliced)
- ▶ 04 Sep: 1157 (non-bitsliced)
- ▶ We surrender!
- ▶ 06 Aug: 6488 (bitsliced)
- ▶ 10 Aug: 1587 (bitsliced)
- ▶ 13 Aug: 1389 (bitsliced)
- ▶ 30 Aug: 1180 (bitsliced)
- ▶ 05 Sep: 1051 (bitsliced)
- ▶ 07 Sep: 1047 (bitsliced)
- ▶ 07 Oct: 956 (bitsliced)
- ▶ 12 Oct: 903 (bitsliced)
- ▶ 13 Oct: 871 (bitsliced)
- ▶ 14 Oct: 844 (bitsliced)
- ▶ 15 Oct: 789 (bitsliced)
- ▶ 29 Oct: 749 (bitsliced)

What happened from 08/06 to 09/07?

From 6488 cycles to 1047 cycles

- ▶ Start with C++ implementation for the Core 2 (by Bernstein)
- ▶ Port to C (6488 cycles)
- ▶ Reimplement speed-critical parts in `qhasm` (high-level assembly language)
- ▶ Most important: degree-130 polynomial multiplication

What happened from 08/06 to 09/07?

From 6488 cycles to 1047 cycles

- ▶ Start with C++ implementation for the Core 2 (by Bernstein)
- ▶ Port to C (6488 cycles)
- ▶ Reimplement speed-critical parts in `qasm` (high-level assembly language)
- ▶ Most important: degree-130 polynomial multiplication
 - ▶ Minimal number of bit operations: 11961 (`binary.cr.yp.to`)
 - ▶ Turn this into C code: doesn't compile
 - ▶ Decision: Sacrifice some bit operations
 - ▶ 2 levels of Karatsuba
 - ▶ Fast degree-32 polynomial multiplication (1286 bit operations)
 - ▶ Write scheduler to obtain code running in 1303 cycles (`qasm`)
 - ▶ In total: 14503 cycles for degree-130 polynomial multiplication

What happened from 08/06 to 09/07?

From 6488 cycles to 1047 cycles

- ▶ Start with C++ implementation for the Core 2 (by Bernstein)
- ▶ Port to C (6488 cycles)
- ▶ Reimplement speed-critical parts in `qasm` (high-level assembly language)
- ▶ Most important: degree-130 polynomial multiplication
 - ▶ Minimal number of bit operations: 11961 (`binary.cr.yp.to`)
 - ▶ Turn this into C code: doesn't compile
 - ▶ Decision: Sacrifice some bit operations
 - ▶ 2 levels of Karatsuba
 - ▶ Fast degree-32 polynomial multiplication (1286 bit operations)
 - ▶ Write scheduler to obtain code running in 1303 cycles (`qasm`)
 - ▶ In total: 14503 cycles for degree-130 polynomial multiplication
- ▶ Also implement Hamming-weight computation, squarings, conditional squarings, polynomial reduction in `qasm`

What happened from 09/07 to 10/15?

From 1047 cycles to 789 cycles

- ▶ Start with polynomial-basis representation of elements
- ▶ How about normal-basis representation?
- ▶ Advantages:
 - ▶ m -squarings are just rotations
 - ▶ Conversion to normal-basis is free
- ▶ Disadvantage: Multiplications are slower

What happened from 09/07 to 10/15?

From 1047 cycles to 789 cycles

- ▶ Start with polynomial-basis representation of elements
- ▶ How about normal-basis representation?
- ▶ Advantages:
 - ▶ m -squarings are just rotations
 - ▶ Conversion to normal-basis is free
- ▶ Disadvantage: Multiplications are slower
- ▶ Shokrollahi et al.: Efficient conversion from type-2 normal basis to polynomial basis and back (WAIFI 2007), improvements by Bernstein and Lange
- ▶ Use this conversion, apply polynomial multiplication, apply inverse conversion
- ▶ Conversion (of course) also implemented in qhasm
- ▶ Overhead for conversions is more than compensated by savings in m -squarings and basis conversion

What happened from 10/15 to 10/29?

From 789 cycles to 749 cycles

- ▶ Only 256 KB of local storage (LS): Batch size for Montgomery inversions of 14
- ▶ Idea: swap the active set of data between LS and main memory
- ▶ Has to be done explicitly using DMA transfers
- ▶ Transfers can be interleaved with computations ⇒ almost no overhead
- ▶ Increase Montgomery batch size to 512

- ▶ Graphics Processing Units (GPUs) are highly parallel processors
- ▶ GTX 285 has 30 “multiprocessors” (cores), $\text{GTX 295} \approx 2 \times \text{GTX 285}$
- ▶ Each of these multiprocessors typically executes 8 instructions on 32-bit numbers per cycle, running at 1242 MHz
- ▶ Latencies are hidden by running many (e.g. 192) threads per multiprocessor
- ▶ Use GPUs for general-purpose computations through CUDA toolkit
- ▶ Language extensions for C to support highly-parallel structure

A straight-forward approach

- ▶ Use bitslicing
- ▶ Implement parallel version of operations in CUDA
- ▶ Respect special structure of hardware (e.g., size of shared memory)
- ▶ Benchmark performance and find bottlenecks
- ▶ Reimplement slow functions in assembly

A straight-forward approach

- ▶ Use bitslicing
- ▶ Implement parallel version of operations in CUDA
- ▶ Respect special structure of hardware (e.g., size of shared memory)
- ▶ Benchmark performance and find bottlenecks
- ▶ Reimplement slow functions in assembly
- ▶ Problem 1: There are no functions, all code must be inline

A straight-forward approach

- ▶ Use bitslicing
- ▶ Implement parallel version of operations in CUDA
- ▶ Respect special structure of hardware (e.g., size of shared memory)
- ▶ Benchmark performance and find bottlenecks
- ▶ Reimplement slow functions in assembly
- ▶ Problem 1: There are no functions, all code must be inline
- ▶ Problem 2: There is no (official) assembler for GPUs

Implementing the iteration function

On NVIDIA GPUs

- ▶ Started with a CUDA implementation
- ▶ Compile and benchmark the code (both extremely slow!)
- ▶ Problem: CUDA compiler nvcc has problems with register allocation in large kernels

Implementing the iteration function

On NVIDIA GPUs

- ▶ Started with a CUDA implementation
- ▶ Compile and benchmark the code (both extremely slow!)
- ▶ Problem: CUDA compiler nvcc has problems with register allocation in large kernels
- ▶ Idea: Use `cuasasm` (Reverse-engineered assembler by Vladimir J. van der Laan for NVIDIA GPUs)
- ▶ Combine with register allocator of `qhasm`
- ▶ New programming language: `qhasm-cuasasm`

Implementing the iteration function

On NVIDIA GPUs

- ▶ Started with a CUDA implementation
- ▶ Compile and benchmark the code (both extremely slow!)
- ▶ Problem: CUDA compiler nvcc has problems with register allocation in large kernels
- ▶ Idea: Use `cuasasm` (Reverse-engineered assembler by Vladimir J. van der Laan for NVIDIA GPUs)
- ▶ Combine with register allocator of `qhasm`
- ▶ New programming language: `qhasm-cuasasm`
- ▶ Write the whole kernel (iteration function) in `qhasm-cuasasm`
- ▶ Early version had 125,824 lines of assembly code
- ▶ Now at 1379 cycles per iteration (with smaller code)

Breaking ECC2K-130 in one year takes:

- ▶ 2462 Cell CPUs (Playstation 3), or
- ▶ 1262 NVIDIA GTX 295 graphic cards

Breaking ECC2K-130 in one year takes:

- ▶ 2462 Cell CPUs (Playstation 3), or
- ▶ 1262 NVIDIA GTX 295 graphic cards, or
- ▶ 3039 3-GHz Core 2 CPUs, or
- ▶ 615 XC3S5000 FPGAs.

Breaking ECC2K-130 in one year takes:

- ▶ 2462 Cell CPUs (Playstation 3), or
- ▶ 1262 NVIDIA GTX 295 graphic cards, or
- ▶ 3039 3-GHz Core 2 CPUs, or
- ▶ 615 XC3S5000 FPGAs.

That's what Certicom calls infeasible?

Breaking ECC2K-130 in one year takes:

- ▶ 2462 Cell CPUs (Playstation 3), or
- ▶ 1262 NVIDIA GTX 295 graphic cards, or
- ▶ 3039 3-GHz Core 2 CPUs, or
- ▶ 615 XC3S5000 FPGAs.

That's what Certicom calls infeasible?

The 109-bit Level I challenges are feasible using a very large network of computers, and have now been solved. The 131-bit Level I challenges will require significantly more work, but may be within reach.

(from Certicom's description of the challenges, updated November 10, 2009)

Progress of the attack: <http://ecc-challenge.info>

News: <https://twitter.com/ECCchallenge>

Progress of the attack: <http://ecc-challenge.info>

News: <https://twitter.com/ECCchallenge>

Papers

Breaking ECC2K-130:

<http://eprint.iacr.org/2009/541/>

ECC2K-130 on Cell CPUs (Africacrypt 2010):

<http://eprint.iacr.org/2010/077/>

Type-II Optimal Polynomial Bases (WAIFI 2010):

<http://eprint.iacr.org/2010/069/>

... more on FPGAs and GPUs soon